Abstract-Superconducting fault current limiters (SFCL) are already in operation in alternative current medium voltage applications and their use in HVDC grids is very promising due to their capability of reducing high short-circuit currents. In the European project FASTGRID, started in January 2017, a 50-kV DC SFCL demonstrator will be built and tested. This limiter is expected to be made with state-of-the-art ReBCO conductors with a critical current of 1000 A/cm (at 65 K, self-field) and a limitation electric field of 150 V/m. To investigate the architecture of the conductor, a numerical model has been developed and confronted to experimental results. To increase the normal resistance of the conductor, various steps have been investigated such as the alloying of the silver layer and the addition of a highly resistive shunt. Two bonding techniques (solder or glue) have been considered to assemble the shunt on the conductor. This paper compares theoretical results of different architectures of conductors to be tested in small SFCL pancakes.
I. INTRODUCTION

B
Y 2050, the majority of Europe's electricity is expected to be produced by renewable energies and transferred over long distance with the use of HVDC technologies. The main problem of HVDC connections is the protection of the network as HVDC breakers cannot clear a short circuit current exceeding several thousand Amps obliging them to operate extremely fast and leading to grid non selective protection strategies. One solution to reduce the short circuit current is to create an apparatus coupling a Superconducting Fault Current Limiter (SFCL) and an HVDC breaker [1] . The use of a SFCL will reduce the amplitude of the short circuit current and makes it possible to trigger the faulty line breakers [2] . However, the technology should be cost efficient. As the SFCL cost depends largely on the ReBCO tape price, it is desirable to reduce the quantity of tapes of the system [3] . For a SFCL, the length of superconducting tapes depends on the rated voltage. The design of the SFCL is today made with a maximum limitation electric field criteria E lim of 50 V/m [4] . To build lower cost SFCL, the European project FASTGRID will develop a ReBCO conductor which can sustain a limitation electrical field E lim up to 150 V/m for 50 ms fault duration. This improved conductor will be used in a 50 kV SFCL demonstrator at 65 K. Working at this temperature doubles the critical current of the tape which is also a way to reduce the cost of the system. This article summarizes the work achieved to find a suitable ReBCO conductor for the demonstrator. In Part II, the specifications of the conductor will be given. To achieve the objective of limitation electric field criteria, the normal resistivity of the conductor has to be increased. As a preliminary step, the alloying of the silver layer can be made using various elements and heat treatments. In addition to increase significantly the limitation electric field of the conductor and keep the temperature during the limitation at an acceptable level, a high resistive and heat capacitive shunt is added. This shunt can be either glued or soldered.
II. CONDUCTOR AND ASSOCIATED NUMERICAL MODELLING
A. Conductor Design
In the FASTGRID project, 12 mm wide ReBCO tapes are produced by the company THEVA [5] , [6] . The superconducting layer is 3 μm thick and coated on an Hastelloy C276 substrate (100 μm thick) with MgO buffer layers. The tape is covered by 1 μm (±0.1 μm) silver surrounding the coatings. The critical current of the tape is 550 A @ 77 K self-field, which is a typical value for these tapes, and set at 1200 A (@ 65 K self-field) for the calculations. Fig. 1 details the architecture of the conductor. In this article we used the following formalism: The tape is the association of the ReBCO, HastelloyC276 and buffer layers with the silver coating. The conductor is the addition of the tape with the bonding and the shunt.
B. Numerical Model
The numerical model has been made under the FEM software COMSOL v4.3b, adapted from previous works on quench modelling [7] . The principle of the model has been adapted to the conductor geometry. The temperature is evaluated in each layer (or domain) of the conductor using the heat equation:
Where T is the temperature, γ, Cp, k are respectively the density, heat capacity and thermal conductivity of each material. A convective cooling Q conv is applied around on the external surfaces of the tape with a temperature dependent convection coefficient h according to literature [8] . The Joule losses Q Joule can be calculated with the electrical resistivity and the current flowing into each domain. The current distribution in each domain is calculated through a circuit coupling solver. For HVDC grids, fault durations between 30 ms and 50 ms are considered. Only a difference of 5% in the temperature at 50 ms were noticed with a convective cooling (increase of computation time of 25%). Hence, as a first approach, the model is considered as adiabatic.
Electrical boundary conditions are imposed to the tape ends to simulate various scenarii:
The limitation scenario is made to model a short circuit current on the conductor by considering different electric fields on the tape. The hot spot scenario studies the influence of a hot spot propagation in case of an operating current equal to the local (hot-spot) critical current I c . A local defect (0.8 I c ) of 1 mm length is considered.
In the simulations, a swept mesh has been used. Every layer is subdivided in at least 5 elements lengthwise. The mesh along the length was also set to take into account the local defect of the hot spot scenario (element length of 0.1 mm).
C. Validation With Experiment
In order to validate the numerical model, measurements made by Majka et al and published in [9] were used. In these experiments, the superconducting tape was cooled down in liquid Nitrogen at 77 K. AC measurements with various limitation electric field were performed. The conductor was a 12 mm wide tape manufactured by Superpower with a critical current of 316 A (self-field @ 77 K). The specifications of the tape are detailed in Table I . Fig. 2 . Temperatures of the conductor versus time with various limitation electric field E lim with experimental data from [9] . 'Exp' label refers to experimental results and 'COMSOL' label to the numerical model.
In Fig. 2 the comparison of the numerical model and experimental results for different limitation electric field values E lim is made. The temperatures from the experimental work were calculated from voltage and current profiles. The results of measurements and numerical model are in good agreement. A difference of 6% in average (10% maximum) is found between the numerical and the experimental results. It can be explained by variation of silver and ceramic layer thicknesses or tape. In addition, higher differences are found at temperatures above 400 K, where the thermal properties implemented in the model are extrapolated from low temperature data (up to 350 K).
According to these assumptions, the numerical model is validated and used in the article.
III. ALLOYING OF THE SILVER LAYER
A first step investigates an increase of the resistivity of the silver layer. Usually, a highly pure silver layer is deposited using sputtering or thermal evaporation techniques. Consequently, the resistivity of this silver layer is very low ρ∼1,6 nΩ.m at 65 K [10] . As an efficient protection of the ReBCO layer requires about 2 μm thickness of the silver layer, the resistance of this silver layer is about ∼70 mΩ/m at 65 K for a 12 mm width tape. With such low resistance, it is not possible to reach high limitation electric field during a quench. The idea is to use silver alloys to increase the silver resistivity at low temperature. For example, alloying silver with only 3% of Pd increases its resistivity by a factor ten up to 15 nΩ.m [11] .
A simple and low cost approach is to coat the surface of the tape with the alloying element after the oxygenation heat treatment and then thermally diffuse it through the silver layer to prepare the alloy. To test this method, the elements Pd, Au, Sn, In, Zn have been selected. They show a significant solubility into Ag. They were electroplated on the Ag protective layer of ReBCO tape. It proved possible to coat a dense 3-4 microns thick layer with all elements except Zn (no adhesion observed) with high deposition rates. Heat treatments were made to activate the chemical diffusion. We have voluntary limited our heat treatment duration to maximum 4 h. Above this duration, the process is very unlikely to become industrial. As a critical current degradation has been observed after 30 minutes at 300°C, a temperature of 200°C is selected for the diffusion heat treatment. After 4 h at 200°C, no increase of resistance of the tape at 100 K was measured. Only a very limited diffusion of Sn or In to a 20 nm depth can be observed as illustrated in Fig. 3 . No diffusion for Au and Pd can be observed at the Scanning Electronic Microscope (SEM) scale. Consequently, this elegant and low cost solution to prepare high resistance silver layers has been stopped.
Another solution to obtain a silver alloy layer is to directly deposit the alloy using thermal sputtering. This solution is under investigation by THEVA with some tests to be performed in the upcoming months.
In addition to alloyed silver layer with a higher resistivity, a shunt should be added to the ReBCO tape. This shunt will be used to divert the current and dissipate the heat during the limitation. This shunt can be either soldered or glued directly on the ReBCO tape. For further calculations, the ReBCO tape is considered with a 2 μm thick layer of Ag 97 Pd 3 alloy on each tape surfaces.
IV. SUITABLE SHUNTS
A. With Solder
As soldering materials are electrically conductive, the thickness of the soldering layer has to be as low as possible [12] . The thickness of such layer needs to be very thin and controlled along the length. THEVA is able to produce a ReBCO tape in line with a shunt soldered with Pb 62 Sn 36 Ag 2 . Its thickness is down to 5 μm with a resistivity ρ at operating temperature (65 K) of 0.145 μΩ.m. The melting temperature of such soldering material is 189°C (462 K) [13] . 1) Simulations with E lim = 150 V/ m for 30 ms and 50 ms default duration First, a conductor with 150 μm thick shunt has been considered. Simulations were performed with a varying resistivity for the shunt.
In Fig. 4 , the temperatures at the end of the default for the limitation scenario and hot spot scenario are displayed versus the shunt resistivity. The conductor is optimized when the temperatures in both scenarii are the same at the end of the default. As the melting temperature of the solder is 462 K, only a conductor with a shunt with a resistivity of 0.5 μΩ.m at 65 K is possible (for a 30 ms default time). In this case, a shunt made with a copper nickel alloy such as Cu 60 Ni 40 is a promising candidate [11] . For a 50 ms default duration, no solution exists. To decrease the temperature in both scenarii, the normal overall resistance of the conductor needs to be increased. To do so, the thickness of the shunt can be increased up to 500 μm, to have a conductor able to be bent. The results with a 500 μm thick shunt are reported in Fig. 5 .
In this case, the temperatures in both scenarii do not exceed the melting point of the solder when the resistivity of the shunt is higher than 0.5 μΩ.m (even if the temperatures for both scenarii are not the same at the end of the default). In this case, Hastelloy or stainless steel are ideal candidates [14] .
2) Simulations with a 50 ms default duration for different limitation electric fields With a default time set at 50 ms, one solution to find suitable shunt materials is to decrease E lim . Fig. 6 displays the maximum temperature for a 150 μm thick shunt for 50 ms default time.
A material with a resistivity of 0.3 μΩ.m at 65 K leads to a temperature of the conductor of 455 K for the limitation scenario with E lim = 100 V/ m. For example, a copper nickel alloy such as Cu 70 Ni 30 is a good candidate [11] . However, no solution was found to keep the temperature below 462 K for both scenarii with E lim higher than 100 V/m.
Simulations were carried out with a 500 μm thick shunt. The results are displayed in Fig. 7 .
From Fig. 7 , a shunt such as Cu 60 Ni 40 with a resistivity of 0.5 μΩ.m can be used with a limitation electric field of 100 V/m To reach the objective of E lim = 150 V/m with a 50 ms default duration, the solution is to use 500 μm thick shunt with materials such as stainless steel or Hastelloy. However, with these materials, the soldering technique should be achieved in long lengths. Another solution is to laminate directly the shunt on the ReBCO tape with a conductive adhesive.
B. With Adhesive
With adhesive materials, the process is less mature and needs to be developed for long lengths. However, this solution offers a higher range of possible resistances for the bonding. Before making dedicated samples, the modeling of such architectures has been investigated. The physical properties of the adhesive considered have been extracted from ECCOBOND CE8500. It is an electrically conductive adhesive use to bond copper ribbons on various surfaces [15] . Its electrical resistivity for 50 μm thick layer is set at 0.4 mΩ.m (100 times more than the solder). Following the same approach as above, a 150 μm thick shunt was considered. Fig. 8 displays the temperature for both scenarii for 30 ms and 50 ms default durations. For an adhesive bonding, the degradation temperature is defined as 400 K. Only a conductor optimized for the limitation scenario is feasible with a resistivity of the shunt material above 0.5 μΩ.m. The same materials as mentioned above can be used. However, only a conductor made with a Hastelloy shunt can resist to a 50 ms default. Fig. 9 displays the numerical results with a 500 μm thick shunt.
A thicker shunt will increase the thermal mass of the conductor and decrease the temperature in a hot spot scenario. A glued/adhesive bonded shunt of Hastelloy or stainless steel leads to an acceptable temperature (<400 K) for both scenarii after a 50 ms default.
V. CONCLUSION
The design of an innovative conductor is essential to achieve HVDC SFCL. Reaching a high limitation electric field will help to reduce the length of the conductor in the device and so its cost. We used numerical simulations to find the most suitable architecture for a conductor with limitation electric fields higher than 100 V/m. Metallic shunts, soldered or glued to the tape, with a thickness between 150 μm and 500 μm were adapted. The simulations show that Cupronickel alloys are possible candidates up to 125 V/m. To go higher at 150 V/m with a 50 ms default duration, Hastelloy or stainless steel can be used with either solder or adhesive bonding.
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